Abstract: In t h i s paper, we present a new
I. INTRODUCTION
The importance of statistical static timing analysis [l-5] is increasing in designing high density, high speed and low power VLSIs in deep sub-micron era. Because, designers often set excessive margins derived from the worst-case analysis in order to avoid the effect of the delay time uncertainty, and such excessive margins usually bring overdesign of circuits. If designers can estimate the distribution of critical path delay caused by all local uncertainties, overdesign of circuits may be eliminated so that high density and high performance VLSIs are produced with high yield [6] [7] [8] .
Although several researches have been done on this topic [l-7] , all of them except [5] assume that the distributions of all signal delays are independent each other. However, such an assumption is not realistic in Fig. 1 are heavily depend on the delay of signal v, then we cannot ignore the correlation between delays of signals x and y in computing the maximum delay of signal z.
In this paper, we present a new algorithm for the statistical static timing analysis of a CMOS combinatorial circuit, which can treat not only correlations of delays of signals denoted in Fig. 1 but also correlations between delays of transistors contained in a logic gate. This algorithm assumes that the delay of each logic gate is modeled by a normal distribution (Gaussian distribution), as usually done in the previous researches. In order to compute the distribution of the output delay of a logic gate, a maximum operation on the stochastic variables is necessary, and the proposed algorithm uses a normal distribution of two stochastic variables with a coefficient of correlation [9] for the maximum operation.
If delays of all signals are independent, the distribution of the maximum delay can be computed in O(n+m) time [3] , where n and m are the numbers of vertices and edges of the graph representing a given combinatorial circuit. But, since the proposed algorithm take the correlation into account, the time complexity of the algorithm becomes O(n*m) in the worst-case. However, for real combinatorial circuits, we can expect that the time complexity is much less than O(n*m).
PRELIMINARIES
In order to find the distribution of the maximum delay of a CMOS combinatorial circuit, we represent the circuit by an acyclic graph G=(V,E), as shown in Fig. 2 . In the figure, each box denotes a logic gate, which is drawn to show the correspondence between the circuit and the graph. Each vertex contained in a box represents a terminal of the corresponding logic gate, and a vertex in the left or right side in a box corresponds to an input or an output terminal, respectively. Each sink, from which no edge goes out, corresponds to a primary output, and T denotes the set of sink set T Each edge e=(v,w) contained in a box has delays to(e) and tl(e), such that to(e) and t *(e) denote the switching times of PMOS and nMOS transistors, respectively. Henceforth, we use "b" to indicate 0 or 1, and tb(e) denotes to(e) or tl(e). Delay tb(e) has a certain uncertainty, and is a stochastic variable. It is determined by saturated current Idsat, load capacitance Cload of the transistor, and slew rate t slew of the gate voltage. The uncertainty of the delay comes from the distribution of Idsat, which mostly depends on the distribution of gate length Lg of the transistor. Since the distribution of L, can be modeled by a normal distribution like the distribution of threshold voltage V, [lo] , we model the distribution of delay tb(e) of edge e in a box by a normal distribution N(pb(e), 02b(e)), where pb(e) and 02b(e) are the mean and the variance of the distribution of tb(e).
The distribution of Lg depends on the distributions of space Spoly between adjacent polysilicon gates, and gate width Wg and length Ldiff of diffusion area of the transistor. Therefore, by extracting these quantities from the mask pattern, the distribution of L, can be estimated, and hence the distribution of the switching delay tb(e) of a transistor. With the use of the distribution data and the proposed algorithm, we can execute post-layout timing analysis, gate size optimization [6, 7] , and layout optimization of a macrocell [S] .
Since the distribution of L, depends on the distribution of space Spoly between adjacent gates, delay tb(e) has a correlation with the delay of the edge corresponding to the adjacent transistor. Therefore, we introduce a correlation between delays tb(e') and $,(e") of edges e' and e" which correspond to transistors with the same type in a logic gate, and denote the coefficient of correlation between these delays by &(e',e"). Such correlations are introduced only for edges contained in a single logic gate.
For an edge e representing an interconnect, delay tb(e) designates the interconnect delay, which is assumed to be constant, that is, ob(e)=O. This delay is evaluated by a method such as PRIMO [11] . If interconnect delay is also distributed by a normal distribution, then we may introduce a variance ob(e)#O. But, in such a case, the proposed algorithm must be modified, because the distributions of to(e) and tl(e) may have a correlation. Now, let us show that the maximum delay to a vertex w in G can be estimated by using the edge-delays introduced above.
Let d(v,O) and d(v,l) be the maximum delays spent for transmitting signal 0 and 1 from source vo to a vertex vEV, respectively.
These are stochastic variables. In the following, the mean and variance of d (v,b) are denoted by
Firstly, we consider the case where vertex w corresponds to a sink or an input node of a gate. In this case, only one edge e = (v,w) corresponding to an interconnect comes into w, and hence d(w,O) and d(w,l) can be calculated by the following equations:
Since to(e) and tl(e) are constant, mb(w) and sb(w) are obtained as follows: 
Obviously, we have Next, let us consider the case where w corresponds to the output node of a logic gate with k inputs. Let v i (i=1,2, ...; k) be a vertex corresponding to an input node of the gate, and let ei = (vi,w) be incoming edges of w. (See Fig. 3 )
If the logic gate is a NAND gate, then d(w,O) is calculated by the following equation:
since w becomes 0 when all inputs become 1. On the other hand, since w becomes 1 when any input becomes 0, d(w,l) seems to be determined by the equation Thus, in the case of XOR gate, we need new edge-delays different from tb(e) and a different maximum operation. In order to simplify the descriptions, we assume in the following that a given combinatorial circuit does not contain XOR gates. Therefore, the maximum operation is conducted only among d(-,O)+to(.) or among d(*,l)+tl(.). 
Similarly, if the logic gate is NOR gate, we can calculate d(w,O) and d(w,l) by the same maximum operations. If the logic gate is an invertor, we set k = 1 in the above equations and need not to take the maximum.
If the logic gate is a complex gate, for example, 
IV. ALGORITHM
In this section, we describe the proposed algorithm by using procedure DISTMAX( In(w), U ) shown in the previous section.
Our problem is to find mean mb(v) and variance sb ( We first reduce a given circuit graph G=(V,E) by repeating the reduction of two series edges el=(u,v) and e"=(v,w) into one edge e*=(u,w). Since the delays of two series edges are independent, the mean and variance of t b(e*) are given by Pde*) = Pde? + ob2(e*) = ob2(ef) + ob2(e"), respectively, and correlation coefficient h(e*,e) of t b(e*) with tb(e) of edge e coming into w is given by CT (e'>.p (e',e)+o (e">. Initially, set Front as the set of vertices corresponding to primary inputs, and we see that conditions (A) and (B) can be satisfied for this Front.
Then, repeat the following procedure, until Front becomes T.
1": select a vertex w
Front such that all incoming edges of w come from vertices in Front ; 2": let Del(w) be the set of vertices vEFront such that all outgoing edges (v,u) from v come into vertices uEFront U{w) ;
conduct procedure DISTMAX( In(w), Front ), and determine mb(w), sb(w), and fbb'(w,u) for u€Front, according to the type of the gate containing w as its output terminal. Namely, for example, if the gate is AND gate, then set mb(W)=EXp[ x(b) ] and so on.
Moreover, since we have R[ x(O), x(1) 1, we can determine rbv(W,w) as follows:
3":
4": where m = IEl is the number of edges of a given circuit graph G=(V,E).
In the worst-case, the maximum size hmax of Front is O(n), where n = IVI is the number of vertices. However, in real circuits, h, , , is smaller than n, so that the time complexity of the algorithm is less than O(n*m).
V. EXPERIMENTAL RESULTS
In order to see the performance of the proposed algorithm, we first applied our algorithm to the graph in Fig. 4 , which corresponds to the circuit in Fig. 1 . The mean p and standard deviation (3 of delays of edges (a,x) and (c,y) are 20 and 1.4, respectively, and those of edges (v,x) , (v,y) , (x,z), and (y,z) are 10 and 0.7, respectively. We changed the delay of edge (u,v) , and computed the maximum delay to vertex z, as shown in Table 1 . In the experiments, we assumed that all edge-delays are independent.
In the table, "Monte Carlo," "Ours," and "No Table 2 shows the results of a few circuits in ISCAS 85 benchmark, where n and m are the numbers of vertices and edges of the graph representing the circuits, respectively, and error is the percentage of the difference between "Ours" and "No Correlation." In the experiments, the circuits are laid out by a macrocell layout system [S] , and the mean values of delays are extracted from the layout. The standard deviation 0 is set as o=O.l5p, and the edge delays are assumed to be independent again. The cpu-time is mainly depend on the number of numerical computations for normal distribution, and hence it can be reduced by using Since the algorithm takes the correlations into account, the worst-case time complexity is O(n*m), where n and m are the numbers of vertices and edges of a given acyclic graph representing a CMOS combinatorial circuit, respectively.
In order to see effects of correlation, we applied our algorithm to some benchmark circuits, and found that the difference between the results obtained by our algorithm and those obtained by ignoring correlations is not large enough, comparing to the increase of the computational effort. However, since the difference increaaes, if the distribution becomes large, further research is necessary.
There still remain a few problems on the statistical static timing analysis, among which one of the most important issues is the deletion of false paths [l2] . We are tackling this problem by using the proposed technique. 
